一种面向密码SoC的高性能全双工DMA设计

doi:10.19678/j.issn.1000-3428.0054776

摘要/Abstract

摘要： 在密码SoC等数据密集型应用中，数据传输速度成为制约密码处理性能提升的瓶颈。结合密码SoC的数据流处理特点，提出一种面向密码SoC的高性能DMA优化设计方法。对特定模块的DMA传输开辟专用通道，利用并行读写数据提高特定模块DMA传输的总线带宽利用率。添加特殊工作模式用于自主控制重复任务传输以提升传输的带宽利用率。在此基础上，采用多通道优先级动态调整技术实现多任务下效率较高的自适应传输。仿真结果表明，该DMA在55 nm工艺下的最高频率达910 MHz，总线利用率和协处理器利用率的平均值分别高达91%和54%，相对通用DMA，其对密码SoC的ZUC、SNOW、SM3、SM4和AES算法的性能分别提升216%、222%、123%、69%和221%。

关键词: 带宽利用率, 读写并行, 循环传输, 动态优先级, 自适应传输

Abstract: In data-intensive applications such as cryptographic SoC,data transmission speed has gradually become a bottleneck restricting cipher processing performance.To address the problem,this paper proposes an optimized high performance DMA design method for cryptographic SoC based on the characteristics of stream processing in cryptographic SoC.First,a dedicated channel for DMA transfer of a specific module is opened,and data is read/written in parallel to improve the utilization rate of bus bandwidth in DMA transmission of a specific module.Second,a special work mode is added for autonomous control of repeated task transmission,so as to improve the utilization rate of transmission bandwidth.On this basis,dynamic adjustment technology based on multi-channel priority optimization is used to achieve more efficient adaptive transmission under multiple tasks.Simulation results show that the highest frequency of the proposed DMA in the 55 nm process is 910 MHz.The average utilization rate of bus and the coprocessor is 91% and 54% respectively.Compared with the general design of DMA,the proposed design increases the performance of ZUC,SNOW,SM3,SM4 and AES algorithms to cryptographic SoC by 216%,222%,123%,69% and 221% respectively.

Key words: bandwidth utilization rate, read/write in parallel, cyclic transmission, dynamic priority, adaptive transmission

中图分类号:

TP391

吕广秋, 李伟, 陈韬, 南龙梅. 一种面向密码SoC的高性能全双工DMA设计[J]. 计算机工程, 2020, 46(5): 167-173,180.

Lü Guangqiu, LI Wei, CHEN Tao, NAN Longmei. A High Performance Full Duplex DMA Design for Cryptographic SoC[J]. Computer Engineering, 2020, 46(5): 167-173,180.

https://www.ecice06.com/CN/Y2020/V46/I5/167

图/表 12

20200513203821

20200513203839

20200513203844

20200513203848

20200513203852

20200513203857

20200513203901

20200513203905

20200513203909

20200513203914

20200513203921

20200513203926

参考文献

[1] SHANEHSAZZADEH F,SADRI M S.Area and perfor-mance evaluation of central DMA controller in Xilinx embedded FPGA designs[C]//Proceedings of 2017 Iranian Conference on Electrical Engineering.Washington D.C.,USA:IEEE Press,2017:25-63.
[2] ROTA L,CASELLE M,CHILINGARYAN S,et al.A new DMA PCIe architecture for Gigabyte data transmission[C]//Proceedings of the 19th IEEE-NPSS Real Time Conference.Washington D.C.,USA:IEEE Press,2014:46-65.
[3] SU Yonghai,HUANG Li.FPGA design of multi-channel dynamic-priority DMA system based on PCI Express[J].Communications Technology,2017,50(7):1570-1575.(in Chinese)苏永海,黄莉.基于PCI Express的多通道动态优先级DMA系统的FPGA设计[J].通信技术,2017,50(7):1570-1575.
[4] VUJIC N,CABARCAS F,GONZALEZ TALLADA M,et al.DMA++:on the fly data realignment for on-chip memories[J].IEEE Transactions on Computers,2012,61(2):237-250.
[5] LI Shenglan,JIANG Hongxu,FU Weijian,et al.Design of DMA controller for multi-channel transmission system based on PCIe[J].Journal of Computer Applications,2017,37(3):691-694,716.(in Chinese)李胜蓝,姜宏旭,符炜剑,等.基于PCIe的多路传输系统的DMA控制器设计[J].计算机应用,2017,37(3):691-694,716.
[6] ENAMI T,KAWAKAMI K,YAMAZAKI H.DMA-driven control method for low power sensor node[C]//Proceedings of 2015 IEEE Topical Conference on Wireless Sensors and Sensor Networks.Washington D.C.,USA:IEEE Press,2015:52-85.
[7] KACEM H,GLAOUI M,GHARSALLAH A.Power saving solution for WSN cases studies based on interrupt handler versus DMA[C]//Proceedings of International Multi-Conference on Systems.Washington D.C.,USA:IEEE Press,2015:256-278.
[8] ROTA L,CASELLE M,CHILINGARYAN S,et al.A PCIe DMA architecture for multi-gigabyte per second data transmission[J].IEEE Transactions on Nuclear Science,2015,62(3):972-976.
[9] MEDARDONI S,RUGGIERO M,BERTOZZI D,et al.Interactive presentation:capturing the interaction of the communication,memory and I/O subsystems in memory-centric industrial MPSoC platforms[C]//Proceedings of 2007 Design,Automation & Test in Europe Conference & Exhibition.Washington D.C.,USA:IEEE Press,2007:1245-1256.
[10] ARM Ltd.AMBA 5.0 specifications[EB/OL].[2019-03-25].https://developer.arm.com/products/architecture/system-architectures/amba/amba-5.
[11] NARMADHA N,MITHYA V.Performance analysis of ADMA on bus based SoC-survey[C]//Proceedings of 2015 Online International Conference on Green Engineering and Technologies(IC-GET).Washington D.C.,USA:IEEE Press,2015:23-56.
[12] LI Bing,PAN Shengmin,DU Qing,et al.Enhanced DMA controller based on AMBA bus:CN201510167612.4[P].2015-07-01.(in Chinese)李冰,潘胜民,杜清,等.基于AMBA总线的增强型DMA控制器:CN201510167612.4[P].2015-07-01.
[13] SHI Wenxia,WU Longsheng,SHENG Tingyi,et al.Design of DMA controller supporting full-duplex data transmission and multi-channel[J].Microelectronics and Computer,2015,32(2):76-79,83.(in Chinese)石文侠,吴龙胜,盛廷义,等.一种支持全双工数据传输的多通道DMA控制器设计[J].微电子学与计算机,2015,32(2):76-79,83.
[14] YU Zaixiang,CHEN Haibo,SUN Yongjie,et al.Design and implementation of the parallel transmission mechanism in the direct memory access controller[J].Microelectronics and Computer,2012,29(2):1-6.(in Chinese)余再祥,陈海波,孙永节,等.DMA并行传输机制的设计与实现[J].微电子学与计算机,2012,29(2):1-6.
[15] ZHANG Luyu,LI Li,PAN Hongbing,et al.Design of a multi-interface DMA controller based on SoC[J].Electronic Measurement Technology,2014,37(9):32-36.(in Chinese)张路煜,李丽,潘红兵,等.SoC系统中多端口DMA控制器的设计[J].电子测量技术,2014,37(9):32-36.
[16] OLUGBON A,KHAWAM S,ARSLAN T,et al.An AMBA AHB-based reconfigurable SoC architecture using multiplicity of dedicated fly by DMA blocks[C]//Proceedings of Design Automation Conference.Washington D.C.,USA:IEEE Press,2005:259-278.
[17] HUANG Kan,TONG Dong,LIU Yang,et al.MCS-DMA:an optimized design of memory controller for DMA transmission in SoC[J].Acta Electronica Sinica,2010,38(3):598-604.(in Chinese)黄侃,佟冬,刘洋,等.MCS-DMA:一种面向SoC内DMA传输的内存控制器优化设计[J].电子学报,2010,38(3):598-604.
[18] CHEN K,QI L,YU H.Design of two-dimension DMA controller in media multi-processor SoC[C]//Proceedings of Workshop on Intelligent Information Technology Applications.Washington D.C.,USA:IEEE Press,2008:52-63.
[19] YU C H,LIU C K,KANG C H,et al.An efficient DMA controller for multimedia application in MPU based SoC[C]//Proceedings of IEEE International Conference on Multimedia and Expo.Washington D.C.,USA:IEEE Press,2007:988-1023.
[20] KURTH A,VOGEL P,MARONGIU A,et al.Scalable and efficient virtual memory sharing in heterogeneous SoCs with TLB prefetching and MMU-Aware DMA engine[C]//Proceedings of 2018 IEEE International Conference on Computer Design.Washington D.C.,USA:IEEE Press,2018:566-589.

选择文件类型/文献管理软件名称

选择包含的内容