作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2009, Vol. 35 ›› Issue (7): 217-219. doi: 10.3969/j.issn.1000-3428.2009.07.076

• 工程应用技术与实现 • 上一篇    下一篇

UWB系统中(解)交织器低复杂度的实现

李晶峰,王雪静,叶 凡,任俊彦   

  1. (复旦大学专用集成电路与系统国家重点实验室微纳电子科技创新平台,上海 201203)
  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2009-04-05 发布日期:2009-04-05

Implementation of Low-complexity for (De)-Interleaver in UWB System

LI Jing-feng, WANG Xue-jing, YE Fan, REN Jun-yan   

  1. (Micro/Nanoelectronics Science & Technology Innovation Platform, State Key Lab of ASIC and System, Fudan University, Shanghai 201203)
  • Received:1900-01-01 Revised:1900-01-01 Online:2009-04-05 Published:2009-04-05

摘要: 提出一种低复杂度的(解)交织器现场可编程门阵列实现方法,采用Xilinx FPGA自带的双端口存储器,能有效降低FPGA资源的消耗,且输入位宽和输出位宽无需相同,适用于多带正交频分复用超宽带系统。实验结果表明,系统所占用的slices数目对于交织器和解交织器来说分别降低了46%和78%。

关键词: 正交频分复用, 超宽带, 现场可编程门阵列

Abstract: A novel method to implement low-complexity Field Programmable Gate Array(FPGA) for (de)interleaver is proposed, which uses dual-proted memory of Xilinx FPGA. The consumption for resources to FPGA is reduced and the read-width is not necessarily equal to write-width. It is fitting to Multi-Bandwidth Orthogonal Frequency Division Multiplex(MB-OFDM) Ultra-Wide Bandwidth(UWB) systems. Experimental results show the numbers of occupied slices are reduced by 46% and 78% for interleaver and deinterleaver respectively.

Key words: Orthogonal Frequency Division Multiplex(OFDM), Ultra-Wide Bandwidth(UWB), Field Programmable Gate Array(FPGA)

中图分类号: