基于OpenCL的3DES算法FPGA加速器

doi:10.19678/j.issn.1000-3428.0059799

摘要/Abstract

摘要： 在数字货币、区块链、云端数据加密等领域，传统以软件方式运行的数据加解密存在计算速度慢、占用主机资源、功耗高等问题，而以Verilog/VHDL等方式实现的现场可编程门阵列（FPGA）加解密系统又存在开发周期长、维护升级困难等问题。针对3DES算法，提出一种基于OpenCL的FPGA加速器设计方案。设计具有48轮迭代的流水并行结构，在数据传输模块中采用数据存储调整、数据位宽改进策略提高内核实际带宽利用率，在算法加密模块中采用指令流优化策略形成流水线并行架构，同时采用内核矢量化、计算单元复制策略进一步提高内核性能。实验结果表明，该加速器在Intel Stratix 10 GX2800上可获得111.801 Gb/s的吞吐率，与Intel Core i7-9700 CPU相比性能提升372倍，能效提升644倍，与NvidiaGeForce GTX 1080Ti GPU相比性能提升20%，能效提升9倍。

关键词: OpenCL框架, 现场可编程门阵列, 加解密算法, 3DES算法, 流水并行结构

Abstract: Nowadays, encryption and decryption algorithms are widely used in digital currency, blockchain, cloud data encryption and other fields.Traditional software-based data encryption is limited in the calculation speed while occupying many host resources and having high power consumption.Also, Field Programmable Gate Array(FPGA)-based encryption and decryption implemented in Verilog/VHDL suffer from the long development cycles and difficult maintenance and upgrades.To address the above problems, a design scheme of a FPGA accelerator for 3DES algorithm based on OpenCL is proposed.In the scheme, a pipeline parallel structure with 48 iterations is designed by adjusting data storage, improving data bit width, optimizing instruction stream, vectorising Kernels and replicating compute units.For the data transmission module, the actual bandwidth utilization of the Kernel is improved by adjusting data storage and increasing data bit width.For the algorithm encryption module, the instruction stream is optimized to form a pipeline parallel architecture.In addition, the performance of the Kernel is further improved by kernel vectorization and compute unit replication strategies.The experimental results show that the accelerator provides a throughput rate of 111.801 Gb/s on Intel Stratix 10 GX2800.Compared with the Intel Core i7-9700 CPU, the proposed accelerator improves the performance by 372 times and the energy efficiency by 644 times.Compared with the Nvidia GeForce GTX 1080Ti GPU, the proposed accelerator improves the performance by 20% and the energy efficiency by 9 times.

Key words: OpenCL framework, Field Programmable Gate Array(FPGA), encryption and decryption algorithm, 3DES algorithm, pipeline parallel structure

中图分类号:

TP309

吴健凤, 郑博文, 聂一, 柴志雷. 基于OpenCL的3DES算法FPGA加速器[J]. 计算机工程, 2021, 47(12): 147-155,162.

WU Jianfeng, ZHENG Bowen, NIE Yi, CHAI Zhilei. FPGA Accelerator for 3DES Algorithm Based on OpenCL[J]. Computer Engineering, 2021, 47(12): 147-155,162.

http://www.ecice06.com/CN/Y2021/V47/I12/147

图/表 18

20211213182405

20211213182408

20211213182411

20211213182414

20211213182418

20211213182421

20211213182424

20211213182428

20211213182431

20211213182434

20211213182440

20211213182444

20211213182447

20211213182450

20211213182454

20211213182459

20211213182503

20211213182507

参考文献

[1] 郭策, 陈广财.基于区块链技术的一种对病人隐私数据的加密保护方案[J].福建质量管理, 2018(22):262. GUO C, CHEN G C.An encryption protection scheme for patient privacy data based on blockchain technology[J].Fujian Quality Management, 2018(22):262.(in Chinese)
[2] PCI Security Standards Council.PCI DSS and PA-DSS glossary of terms, abbreviations, and acronyms v3.2[EB/OL].[2020-09-13].https://www.pcisecuritystandards.org/documents/PCI_DSS_Glossary_v3-2.pdf?agreement=true&time=1496432377875.
[3] MUNSHI A, FUNG J, GINSBURG D, et al.OpenCL programming guide[M].[S.l.]:Addison-Wesley Professional, 2012.
[4] JIN Z, FINKEL H.Evaluation of MD5 Hash kernel on OpenCL FPGA platform[C]//Proceedings of 2018 IEEE International Parallel and Distributed Processing Symposium Workshops.Washington D.C., USA:IEEE Press, 2018:1026-1032.
[5] KOROBEYNIKOV A.Effective implementation of ‘kuznyechik’ block cipher on FPGA with OpenCL platform[C]//Proceedings of 2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering.Washington D.C., USA:IEEE Press, 2019:1683-1686.
[6] GAO S, CHRITZ J.Characterization of OpenCL on a scalable FPGA architecture[C]//Proceedings of 2014 IEEE International Conference on Reconfigurable Computing and FPGAs.Washington D.C., USA:IEEE Press, 2014:1-6.
[7] JANIK I, KHALID M A S.Synthesis and evaluation of SHA-1 algorithm using altera SDK for OpenCL[C]//Proceedings of 2016 IEEE International Midwest Symposium on Circuits and Systems.Washington D.C., USA:IEEE Press, 2016:1-4.
[8] Federal Information Processing Standards Publication.Data Encryption Standard(DES)[EB/OL].[2019-11-20].https://csrc.nist.gov/publications/sp#800-67.
[9] 张焕国, 杜瑞颖, 傅建明, 等.信息安全工程师中级教程[M].北京:清华大学出版社, 2016. ZHANG H G, DU R Y, FU J M, et al.Information security engineer tutorial[M].Beijing:Tsinghua University Press, 2016.(in Chinese)
[10] 任芳, 杨承睿, 陈雷华.一种基于FPGA的3DES加密算法实现[J].西安工程大学学报, 2011, 25(4):555-559. REN F, YANG C R, CHEN L H.3DES implementation based on FPGA[J].Journal of Xi'an Polytechnic University, 2011, 25(4):555-559.(in Chinese)
[11] 朱欣欣, 李树国.基于FPGA的高性能3DES算法实现[J].微电子学与计算机, 2015, 32(9):54-59. ZHU X X, LI S G.High-performance 3DES algorithm implement based on FPGA[J].Microelectronics and Computer, 2015, 32(9):54-59.(in Chinese)
[12] NANE R, PILATO C, CHOI J, et al.A survey and evaluation of FPGA high-level synthesis tools[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(10):1591-1604.
[13] Intel Corporation.Intel FPGASDK for OpenCL standard edition:Cyclone VSoC getting started guide[EB/OL].[2019-11-20].https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/aocl_c5soc_getting_started.pdf.
[14] Intel Corporation.Intel FPGASDK for OpenCL:Intel stratix 10 GXFPGA development kit reference pkatform porting guide[EB/OL].[2019-11-20].https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/ug-aocl-s10pciedk-platform.pdf.
[15] Intel Corporation.Intel FPGASDK for OpenCL:Intel Arria 10 GXFPGA development kit reference platform porting guide[EB/OL].[2019-11-24].https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/ug-aocl-a10pciedk-platform.pdf.
[16] JIN Z, FINKEL H.Optimizing parallel reduction on OpenCLFPGA platform-a case study of frequent pattern compression[C]//Proceedings of 2018 IEEE International Parallel and Distributed Processing Symposium Workshops.Washington D.C., USA:IEEE Press, 2018:27-35.
[17] 王煜.3DES加密技术的新探讨与改进[J].网络空间安全, 2016, 7(8):30-32. WANG Y.New discussion and improvement of 3DES encryption technology[J].Cyberspace Security, 2016, 7(8):30-32.(in Chinese)
[18] Intel Corpration.Intel FPGA SDK for OpenCL Pro edition programming guide 19.3[EB/OL].[2019-11-20].https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/archives/aocl_programming_guide-19-3.pdf.
[19] Intel Corpration.Intel FPGASDK for OpenCL Pro edition best practices guide[EB/OL].[2019-11-20].https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/opencl-sdk/archives/aocl-best-practices-guide-19-3.pdf.
[20] JIN Z M, FINKEL H. OpenCL kernel vectorization on the CPU, GPU, and FPGA:a case study with frequent pattern compression[C]//Proceedings of 2019 IEEE Annual International Symposium on Field-Programmable Custom Computing Machines. Washington D. C., USA:IEEE Press, 2019:330.
[21] MOHAMED A, NADJIA A. SHA-2 hardware core for virtex-5 FPGA[C]//Proceedings of 2015 IEEE International Multi-Conference on Systems, Signals and Devices. Washington D. C., USA:IEEE Press, 2015:1-5.
[22] GURUPRASAD S P, CHANDRASEKAR B S. An evaluation framework for security algorithms performance realization on FPGA[C]//Proceedings of 2018 IEEE International Conference on Current Trends in Advanced Computing. Washington D. C., USA:IEEE Press, 2018:1-6.
[23] RAKANOVIĆ D, STRUHARIK R. IP core for AES256 and TDES algorithms with AXI interface[C]//Proceedings of 2016 Telecommunications Forum. Washington D. C., USA:IEEE Press, 2016:1-4.
[24] ROSAL E D, KUMAR S. A fast FPGA implementation for triple DES encryption scheme[J]. Circuits & Systems, 2017, 8(9):237-246.
[25] 李斌, 周清雷, 斯雪明, 等. 混合可重构的DES算核高效能口令恢复方案[J]. 计算机工程与科学, 2020, 42(10):1887-1896. LI B, ZHOU Q L, SI X M, et al. A high-efficiency password recovery scheme based on hybrid reconfigurable DES computing kernel[J]. Computer Engineering and Science, 2020, 42(10):1887-1896. (in Chinese)

选择文件类型/文献管理软件名称

选择包含的内容