摘要： 为了提高视频在高性能压缩效率和实时编码方面的性能,提出一种新型的并行处理架构。采用现场可编程门阵列(FPGA)实现整个H.264编码系统设计,包括帧内和帧间预测、变换编码等全部编码过程。针对FPGA的低频工作特点采用高度流水线设计、双缓存机制以及多时域工 作等优化处理模式,设计一种快速的宏块匹配预测架构,将图像分辨率设置成可调参数,在Xilinx公司的Virtex-6芯片上应用该硬件系统。测试结果证明,该IP系统在保持较好压缩性能的基础上720P的帧率可达每秒34帧。

关键词: 视频编码器, H.264编码, 帧内预测, 帧间预测, 现场可编程门阵列, 运动估计

Abstract: To deal with the high performance video compression efficiency and real-time playback solutions,a H.264/AVC encoder IP core based on Field Programmable Gate Array(FPGA) is implemented,which contains all the coding process,including both intra and inter prediction,transform-based coding, etc.,and a new type of parallel processing architecture is proposed.To compensate the low-frequency of FPGA chip,high degree of pipeline structure,double-buffers and multi-time-domain are used.Moreover,it also proposes a fast macro-block-matching predicted architecture,and the video resolution is configurable.The encoder is implemented on the Xilinx Virtex-6 chip,results show that the encoder is able to reach 720P 34 frames per second with a good compression.

Key words: video encoder, H.264 encoding, intra prediction, inter prediction, Field Programmable Gate Array(FPGA), motion estimation

中图分类号: 

• TP37