检索
E-mail
RSS
作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2008, Vol. 34 ›› Issue (5): 248-250.doi: 10.3969/j.issn.1000-3428.2008.05.087

• 工程应用技术与实现 • 上一篇    下一篇

基于指令集模拟器的处理器建模与验证

严迎建，徐劲松，陈 韬，刘军伟   

  1. (解放军信息工程大学电子技术学院，郑州 450004)

  • 收稿日期:1900-01-01 修回日期:1900-01-01 出版日期:2008-03-05 发布日期:2008-03-05

Processor Modeling and Verification Based on Instruction Set Simulator

YAN Ying-jian, XU Jin-song, CHEN Tao, LIU Jun-wei   

  1. (Department of Information Engineering, PLA University of Information Engineering, Zhengzhou 450004)

  • Received:1900-01-01 Revised:1900-01-01 Online:2008-03-05 Published:2008-03-05

PDF

1304

被引次数

53

摘要： 介绍处理器仿真建模技术以及指令集模拟器在其中的应用，讨论处理器ISA, MA模型建立以及指令精确、时钟精确的指令集模拟器实现方法，提出一种基于多线程技术的调试器集成方法，介绍指令集模拟器在一款密码专用微处理器开发过程中的具体应用方法。

关键词: 指令集模拟器, 处理器建模, 指令精确, 时钟精确, 流水线处理器

Abstract: Instruction Set Simulator(ISS) and its application in processor modeling and verification are introduced. The modeling methods of Instruction Set Architecture(ISA) and Micro-Architecture(MA) are discussed. Furthermore, the implementation of instruction accurate and cycle accurate instruction set simulator are also investigated. Multithreading technology is used in integration of debugger with ISS. Application of ISS in development of a cipher specific processor is presented.

Key words: Instruction Set Simulator(ISS), processor modeling, instruction accurate, cycle accurate, pipeline processor

中图分类号: