[1] Garis H. Artificial Embryology: The Genetic Programming of an Artificial Embryo[M]//Soucek B. Dynamic, Genetic, and Chaotic Progra- mming. New York, USA: Wiley, 1992.
[2] Lambert C, Kalganova T, Stomeo E. FPGA-based Systems for Evolvable Hardware[C]//Proc. of World Academy of Science, Engineering and Technology. Melbourne, Australia: [s. n.], 2006.
[3] Hartmann M, Lehre K, Haddow P C. Evolved Digital Circuits and Genome Complexity[C]//Proc. of NASA/DoD Conf. on Evolvable Hardware. Washington D. C., USA: [s. n.], 2005.
[4] 赵文红, 王宇平, 王 巍. 快速寻优的全局优化进化算法[J]. 计算机工程, 2008, 34(8): 208-209.
[5] Stomeo E, Kalganova T, Lambert C. Analysis of Genotype Size for an Evolvable Hardware System[C]//Proc. of World Academy of Science, Engineering and Technology. Stockholm, Sweden: [s. n.], 2005.
[6] Movsovic K, Stomeo E, Kalganova T. Feasibility of the Evolu- tionary Algorithm Using Different Behaviours of the Mutation Rate to Design Simple Digital Logic Circuits[C]//Proc. of World Academy of Science, Engineering and Technology. Melbourne, Australia: [s. n.], 2006.
[7] Higuchi T, Murakawa M. Evolvable Hardware at Function Level[C]//Proc. of IEEE Conf. on Evolutionary Computation. Indianapolis, USA: [s. n.], 1997.
[8] Xinlinx Inc.. PLB IPIF[EB/OL]. (2006-02-02). http://www.xilinx. com/support/documentation/ip_documentation/ plb_ ipif.pdf.
[9] 束礼宝, 宋克柱, 王砚方. 伪随机数发生器的FPGA实现与研究[J]. 电路与系统学报, 2003, 8(3): 121-126.
[10] Duan Xin, Zhang Fanjiong, Lai Jinmei, et al. Design and Implementation of a Novel Platform-based SOPC Chip[C]//Proc. of Southern Conference on Programmable Logic Conf.. Ipojuca, Brazil: [s. n.], 2010.
[11] Wang Liyun, Wang Yuan, Chen Liguang, et al. Uniform Routing Architecture for FPGA with Embedded IP Cores[C]//Proc. of ASICON’09. Changsha, China: [s. n.], 2009.
[12] Hwang Keum-Sung, Cho Sung-Bae. Evolving Diverse Hardwares Using Speciated Genetic Algorithm[C]//Proc. of Congress on Evolutionary Computation. Hawaii, USA: [s. n.], 2002. |