参考文献 [ 1 ] Good T,Benaissa M. AES on FPGA from the Fastest to the Smallest[C] / / Proc. of CHES’05. Berlin,Germany: Springer,2005:427-440. [ 2 ] Sivakumar C, Velmurugan A. HighSpeed VLSI Design CCMP AES Cipher for WLAN (IEEE 802. 11 i) [C]/ / Proc. of International Conference on Signal Processing, Communications and Networking. [S. l. ]: IEEE Press, 2007:398-403. [ 3 ] Thulasimani L,Madheswaran M. A Single Chip Design and Implementation of AES-128/ 192/ 256 Encryption Alogorithms [ J ]. International Journal of Engineering Science and Technology,2010,2(5):1052-1059. [ 4 ] Wang Yi,Ha Yajun. FPGA-based 40. 9-Gbits / s Masked AES with Area Optimization for Storage Area Network [J]. IEEE Transactions on Circuits and Systems,2013, 60(1):36-40. [ 5 ] Cook D, Keromytis A D. Cryptographics: Exploiting Graphics Cards for Security[M]. [S. l. ]:Springer,2006. [ 6 ] Bos J W,Osvik D A,Stefan D. Fast Implementations of AES on Various Platforms [ C] / / Proc. of IACR’ 09. Taormina,Italy:[s. n. ],2009:501-515. [ 7 ] Tomoiagaa R D, Stratulat M. Accelerating Solution Proposal of AES Using a Graphic Processor[J]. Advances in Electrical and Computer Engineering,2011,11 (4): 99-104. [ 8 ] Duta C L, Michiu G, Stoica S, et al. Accelerating Encryption Alogorithms Using Parallelism[C] / / Proc. of IEEE International Conference on Control Systems and Computer Science. [S. l. ]:IEEE Press,2013:549-554. [ 9 ] Nhat-Phuong T,Myungho L E E,Sugwon H,et al. High Throughput Parallelization of AES-CTR Alogorithm[J]. IEICE Transactions on Information and Systems,2013, 96(8):1685-1695. [10] Mei Chonglei, Jiang Hai, Jenness J. CUDA-based AES Parallelization with Fine-tuned GPU Memory Utilization [C]/ / Proc. of IPDPSW’10. [S. l. ]:IEEE Press,2010:1-7. [11] Osvik D A,Bos J W,Stefan D,et al. FastSoftware AES Encryption[C]/ / Proc. of the 17th International Workshop on Fast Software Encryption. Berlin,Germany:Springer, 2010:75-93. [12] Le Deguang,Chang Jinyi,Gou Xingdou,et al. Parallel AES Alogorithm for Fast Data Encryption on GPU [C ] / / Proc. of the 2nd International Conference on Computer Engineering and Technology. [S. l. ]:IEEE Press,2010:61-66. [13] Iwai K,Nishikaw N,Kurokawa T. Acceleration of AES encryption on CUDA GPU[J]. International Journal of Networking and Computing,2012,2(1):131-145. [14] 高娜娜,李占才,王 沁. 一种可重构体系结构用于高速实现DES,3DES 和AES [J]. 电子学报,2006,34 (8):1386-1390. [15] 夏 辉,贾智平,张 峰,等. AES 专用指令处理器的研究与实现[J]. 计算机研究与发展,2011,48(8):1554-1562. [16] Levering R,Cutler M. ThePortrait of a Common HTML Web Page[C]/ / Proc. of ACM Symposium on Document Engineering. New York,USA:ACM Press,2006:198-204. 编辑 任吉慧 |