[1] TAN Ruineng,LU Yuanyuan,TIAN Jiaoling.SM4 multi-path multiplicative masking method against side-channel attack[J].Computer Engineering,2014,40(5):103-108.(in Chinese)谭锐能,卢元元,田椒陵.抗侧信道攻击的SM4多路径乘法掩码方法[J].计算机工程,2014,40(5):103-108. [2] ZHANG Tao.Research on key technologies of bypass attacks for cryptographic chips[D].Chengdu:University of Electronic Science and Technology of China,2008.(in Chinese)张涛.面向密码芯片的旁路攻击关键技术研究[D].成都:电子科技大学,2008. [3] LIU Yubing,XU Sen,SHAN Yonglong.Research on equipment power consumption acquisition method for USBKey[J].Computer Engineering,2016,42(1):66-70,76.(in Chinese)刘玉兵,许森,单勇龙.USBKey设备功耗采集方法研究[J].计算机工程,2016,42(1):66-70,76. [4] O'FLYNN C,CHEN Z.A case study of side-channel analysis using decoupling capacitor power measurement with the OpenADC[C]//Proceedings of International Symposium on Foundations and Practice of Security.Berlin,Germany:Springer,2012:341-356. [5] SKOROBOGATOV S.Synchronization method for SCA and fault attacks[J].Journal of Cryptographic Engineering,2011,1(1):71-77. [6] O'FLYNN C,CHEN Z.Synchronous sampling and clock recovery of internal oscillators for side channel analysis and fault injection[J].Journal of Cryptographic Engineering,2015,5(1):53-69. [7] O'FLYNN C,CHEN Z.Chipwhisperer:an open-source platform for hardware embedded security research[C]//Proceedings of International Workshop on Constructive Side-Channel Analysis and Secure Design.Berlin,Germany:Springer,2014:243-260. [8] DEVLIN M,SHAND D.Scaling FPGA systems for software radio[C]//Proceedings of IEEE Conference on DSP Enabled Radios.Washington D.C.,USA:IEEE Press,2003:1-7. [9] Xilinx.Vivadodesign suite[EB/OL].[2019-04-01].https://www.xilinx.com/products/design-tools/vivado.html. [10] Digilent,Inc.Basys 3 FPGAboard reference manual[EB/OL].[2019-04-01].https://reference.digilentinc.com/_media/reference/programmable-logic/basys-3/basys3_rm.pdf. [11] Xilinx.7 Series FPGAs clocking resources user guide[EB/OL].[2019-04-01].https://www.xilinx.com/support/documentation/user_guides/ug472_7Series_Clocking.pdf. [12] TROCHE Co.,Ltd.SAKURA-G board[EB/OL].[2019-04-01].http://satoh.cs.uec.ac.jp/SAKURA/hardware/SAKURA-G.html. [13] Teledyne LeCroy.WR6Zi-ExtRef-IN/OUT accessory[EB/OL].[2019-04-01].http://cdn.teledynelecroy.com/files/manuals/wr6zi_extref_in_out_instructions.pdf. [14] BRIER E,CLAVIER C,OLIVIER F.Correlation power analysis with a leakage model[C]//Proceedings of International Workshop on Cryptographic Hardware and Embedded Systems.Berlin,Germany:Springer,2004:16-29. [15] KOCHER P,JAFFE J,JUN B.Differential power analysis[C]//Proceedings of Annual International Cryptology Conference.Berlin,Germany:Springer,1999:388-397. [16] MANGARD S.A simple power-analysis attack on implementations of the AES key expansion[C]//Proceedings of International Conference on Information Security and Cryptology.Berlin,Germany:Springer,2002:343-358. [17] ARCHAMBEAU C,PEETERS E,STANDAERT F X,et al.Template attacks in principal subspaces[C]//Proceedings of International Workshop on Cryptographic Hardware and Embedded Systems.Berlin,Germany:Springer,2006:1-14. [18] The MathWorks,Inc.Matlab[EB/OL].[2019-04-01].https://ww2.mathworks.cn/products/matlab.html. [19] MANGARD S.OSWALD E,POPP T.Power analysis attacks:revealing the secrets of smart cards[M].Berlin,Germany:Springer,2007. [20] Vishay,Inc.High speed optocoupler[EB/OL].[2019-04-01].https://www.vishay.com/docs/84732/6n137.pdf. |