[1] GALLAGER R G.Low-density parity-check codes[J].IRE Transactions on Information Theory,1962,8(1):21-28. [2] 郭琨,黑勇,周玉梅,等.一种应用于不可分层LDPC码的并行分层译码算法[J].电子与信息学报,2010,32(8):1965-1960. [3] KOU Y,LIN S,FOSSORIER M P C.Low-density parity-check codes based on finite geometries:a rediscovery and new results[J].IEEE Transactions on Information Theory,2001,47(7):2711-2736. [4] MANSOUR M M.A turbo-decoding message-passing algorithm for sparse parity-check matrix codes[J].IEEE Transactions on Signal Processing,2006,54(11):4376-4392. [5] DARABIHA A,CARNSONE A C,KSCHISCHANG F R.Block-interlaced LDPC decoders with reduced interconnect complexity[J].IEEE Transactions on Circuits and Systems II:Express Briefs,2008,55(1):74-78. [6] WANG Fei,ZHANG Peng,LIU Changyin.FPGA imple-mentation of a novel multi-rate QC-LDPC encoder for DTMB standard[J].Applied Mechanics and Materials,2013,397-400:2024-2027. [7] FENG Wei,WANG Yanmin,LIN Dengsheng,et al.When mmWave communications meet network densification:a scalable interference coordination perspective[J].IEEE Journal on Selected Areas in Communications,2017,35(7):1459-1471. [8] QIU Lipeng,CHEN Xiaopeng,ZHOU Lin,et al.FPGA implementation of reed-solomon codes based on visible light wireless communication system[C]//Proceedings of International Symposium on Advances in Electrical,Electronics and Computer Engineering.Paris,France:Atlantis Press,2016:234-237. [9] SUN Yang,CAVALLARO J R.VISL architecture for layered decoding of QC-LDPC codes with high circulant weight[J].IEEE Transactions on Very Large Scale Integration Systems,2013,21(10):1960-1964. [10] HAILES P,XU Lei,MAUNDER R G,et al.A survey of FPGA-based LDPC decoders[J].IEEE Communications Survey and Tutorials,2016,18(2):1098-1122. [11] 云飞龙,杜锋,朱宏鹏,等.一种高吞吐量QC-LDPC码译码器的FPGA实现[C]//第七届中国卫星导航学术年会论文集.北京:[出版者不详],2016:16-20. [12] 云飞龙,朱宏鹏,吕晶,等.一种基于奇偶并行译码架构的高吞吐量译码器设计[J].通信技术,2016,49(3):264-269. [13] CHUNG S Y,RICHARDSON T J.Analysis of sum product decoding of low-density parity-check codes using a Gaussian approximation[J].IEEE Transactions on Information Theory,2001,47(2):657-670. [14] HARIRI A A A,MONTEIRO F,SIÉLER L,et al.Configurable and high-throughput architectures for quasicyclic low-density parity-check codes[C]//Proceedings of International Conference on Electronics,Circuits and Systems.Washington D.C.,USA:IEEE Press,2014:790-793. [15] MAHDI A,PALIOURAS V.A low complexity-high throughput QC-LDPC encoder[J].IEEE Transactions on Signal Processing,2014,62(10):2696-2708. [16] DING Hong,YANG Shuai,LUO Wu,et al.Design and implementation for high speed LDPC decoder with layered decoding[C]//Proceedings of International Conference on Communications and Mobile Computing.Washington D.C.,USA:IEEE Computer Society,2009:156-160. |