作者投稿和查稿 主编审稿 专家审稿 编委审稿 远程编辑

计算机工程 ›› 2011, Vol. 37 ›› Issue (21): 232-234,237. doi: 10.3969/j.issn.1000-3428.2011.21.079

• 工程应用技术与实现 • 上一篇    下一篇

动态量化的LDPC译码器结构

沈 旭1,梁 伟1,李 婉2,叶 凡1,任俊彦1   

  1. (1. 复旦大学专用集成电路与系统国家重点实验室,上海 200433; 2. 南京邮电大学自动化学院,南京 210046)
  • 收稿日期:2011-05-16 出版日期:2011-11-05 发布日期:2011-11-05
  • 作者简介:沈 旭(1985-),男,硕士研究生,主研方向:数字集成电路设计;梁 伟,硕士研究生;李 婉,本科生;叶 凡,讲师;任俊彦,教授
  • 基金资助:
    国家科技重大专项基金资助项目“载波体制超宽带高速无线通信芯片研发与应用示范”(2009ZX03006-007-01);国家科技重大专项基金资助项目“超宽带设备的技术规范和性能评测”(2009Z X03006-009)

LDPC Decoder Architecture with Dynamic Quantization

SHEN Xu 1, LIANG Wei 1, LI Wan 2, YE Fan 1, REN Jun-yan 1   

  1. (1. State Key Laboratory of ASIC & System, Fudan University, Shanghai 200433, China; 2. College of Automation, Nanjing University of Posts and Telecommunications, Nanjing 210046, China)
  • Received:2011-05-16 Online:2011-11-05 Published:2011-11-05

摘要: 为降低低密度奇偶校验码(LDPC)译码器的复杂度,提出动态量化的LDPC译码器结构。针对传统并行结构,采用自适应动态量化算法、层调度策略以及最小和算法,在译码的同时调整信息量化方式,由此设计自适应估计电路,并统计幅值过大的信息比例。实验结果表明,该结构能以较小的性能损失降低LDPC译码器的复杂度。

关键词: LDPC编码, 量化, 译码器, 层调度策略

Abstract: Self-adaptive dynamic quantization algorithm combined with level scheduling policy and min sum algorithm can decrease the hardware complexity of Low Density Parity Check Codes(LDPC) decoders with little performance degradation. To fill an omission of decoders using this algorithm, this paper proposed a new architecture of LDPC decoders. It is based on the traditional partial-parallel architecture, but can change the quantization scheme of decoding information. It also concludes circuits used to static the percentage of the value of information closing to saturation, which helps to adjust the quantization scheme of information in a self-adaptive way. Experimental results show that, this architecture can greatly reduce the hardware complexity of LDPC decoders with little performance degradation.

Key words: Low Density Parity Check Codes(LDPC) coding, quantization, decoder, level schedule policy

中图分类号: