| 参考文献
［1］Bjerregaard T,Mahadevan S.A Survey of Research and Practices of Network-on-chip［J］.ACM Computing Surveys,2006,38(1):1-51.
［2］Benini L,de Micheli G.Networks on Chips:A New SoC Paradigm［J］.Computer,2002,35(1):70-78.
［3］喻之斌,金海,邹南海.计算机体系结构软件模拟技术研究［J］.软件学报,2008,19(4):1051-1068.
［4］Wang Danyao,Jerger N E,Steffan J G.DART:A Program-mable Architecture for NoC Simulation on FPGAs［C］//Proceedings of the 5th ACM/IEEE International Sym-posium on Networks-on-chip.Washington D.C.,USA:IEEE Press,2011:145-152.
［5］Dally W J,Towles B P.Principles and Practices of Interconnection Networks［M］.San Francisco,USA:Morgan Kaufmann Publishers Inc.,2003.
［6］Jiang N,Becker D U,Michelogiannakis G,et al.A Detailed and Flexible Cycle-accurate Network-on-chip Simula-tor［C］//Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software.Washington D.C.,USA:IEEE
Press,2013:86-96.
［7］Hu Jingcao.Design Methodologies for Application Specific Network-on-chip［D］.Pittsburgh,USA:Carnegie Mellon University,2005.
［8］Agarwal N,Krishna T,Peh L S,et al.GARNET:A Detailed On-chip Network Model Inside a Full-system Simu-lator［C］//Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software.Washington D.C.,USA:IEEE
Press,2009:33-42.
［9］Lis M,Shim K S,Cho M H,et al.DARSIM:A Parallel Cycle-level NoC Simulator［C］//Proceedings of the 6th Annual Workshop on Modeling,Benchmarking and Simulation.Saint Malo,France:［s.n.］,2010:1-9.
［10］Papamichael M K,Hoe J C,Mutlu O.FIST:A Fast,Lightweight,FPGA-friendly Packet Latency Estimator for NoC Modeling in Full-system Simulations［C］//Proceedings of the 5th ACM/IEEE International Sym-posium on Networks-on-
chip.Washington D.C.,USA:IEEE Press,2011:137-144.
［11］Genko N,Atienza D,de Micheli G,et al.A Complete Network-on-chip Emulation Framework［J］.Data,2005,1:246-251.
［12］Krasteva Y E,Criado F,de la Torre E,et al.A Fast Emulation Based NoC Prototyping Framework［C］//Pro-ceedings of International Conference on Reconfigurable Computing and FPGAs.Washington D.C.,USA:IEEE Press,2008:211-216.
［13］Schelle G,Grunwald D.Onchip Interconnect Exploration for Multicore Processors Utilizing FPGAs［C］//Pro-ceedings of the 2nd Workshop on Architecture Research Using FPGA Platforms.Austin,USA:［s.n.］,2006.
［14］Wolkotte P T,Holzenspies P K,Smit G J.Fast,Accurate and Detailed NoC Simulations［C］//Proceedings of the 1st International Symposium on Networks-on-chip.Washington D.C.,USA:IEEE Press,2007:323-332.
［15］Papamichael M K.Fast Scalable FPGA-based Network-on-chip Simulation Models［C］//Proceedings of the 9th ACM/IEEE International Conference on Formal Methods and Models for Codesign.Washington D.C.,USA:IEEE Press,2011:77-82.
［16］Jerger E N,Peh L.On-chip Networks［M］.San Francisco,USA:Morgan and Claypool Publishers,2009.
［17］Dally W J.Virtual-channel Flow Control［J］.IEEE Transactions on Parallel and Distributed Systems,1992,3(2):194-205.
［18］Pfister G F.The Yorktown Simulation Engine［C］//Proceedings of the 19th Conference on Design Automation.Washington D.C.,USA:IEEE Press,1982:51-54.
［19］Wang Hangsheng,Zhu Xinping,Li S P,et al.Orion:A Power-performance Simulator for Interconnection Networks［C］//Proceedings of the 35th Annual ACM/IEEE International Symposium on Microarchitecture.Washington D.C.,USA:IEEE
Press,2002:18-22.
编辑陆燕菲 |