[1] CHANG Y C,CHIU C T,LIN S Y,et al.On the design and analysis of fault tolerant NoC architecture using spare routers[C]//Proceedings of the 16th Asia and South Pacific Design Automation Conference.Washington D.C.,USA:IEEE Press,2011:431-436. [2] CHOUDHARY N.Network-on-chip:a new SoC commu-nication infrastructure paradigm[J].International Journal of Soft Computing and Engineering,2012,1(6):70-78. [3] 李璐璐,裘雪红,周端,等.片上网络容错技术研究[J].计算机科学,2018,45(3):305-310. [4] KARPAGA S A,MURALIDHARAN D.High throughput pipelining NoC using clumsy flow control[EB/OL].[2018-07-02].http://www.indjst.org/index.php/indjst/article/view/91236/72140. [5] 刘炎华,石世领,孙海燕,等.基于拥塞和热点感知的低延时片上网络路由器设计[J].微电子学与计算机,2018,35(6):128-133. [6] KUMAR R,ZYUBAN V,TULLSEN D M.Interconnections in multi-core architectures:understanding mechanisms,overheads and scaling[C]//Proceedings of International Symposium on Computer Architecture.Washington D.C.,USA:IEEE Press,2015:408-419. [7] PALESI M,DANESHTALAB M.Routing algorithms in networks-on-chip[M].Berlin,Germany:Springer,2013. [8] 杭彦希.基于2D-Mesh互连的片上网络容错技术研究与设计[D].郑州:解放军信息工程大学,2017. [9] BALFOUR J,DALLY W J.Design tradeoffs for tiled CMP on-chip networks[C]//Proceedings of ACM International Conference on Supercomputing,Anniversary Volume.New York,USA:ACM Press,2014:390-401. [10] AMDAHL G M.Validity of the single processor approach to achieving large scale computing capabilities[J].IEEE Solid-State Circuits Society News Letter,2007,12(3):19-20. [11] KHAN A U,ISSHIKI T,LI D.A unified performance estimation method for hardware and software components in multiprocessor system-on-chips[J].IPSJ Transactions on System LSI Design Methodology,2010,3:194-206. [12] KECKLER S W,OLUKOTUN K,HOFSTEE H P.Multicore processors and systems[M].Berlin,Germany:Springer,2009. [13] JIMÉNEZ J,RUIZ D M J.Three-dimensional thinning algorithms on graphics processing units and multicore CPUs[J].Concurrency and Computation Practice and Experience,2012,24(14):1551-1571. [14] LIDOW A.GaN transistors-giving new life to Moore's law[C]//Proceedings of IEEE International Symposium on Power Semiconductor Devices and IC's.Washington D.C.,USA:IEEE Press,2015:1-6. [15] GIUSTO P,LAKSHMANAN K,RAJKUMAR R.Method and apparatus for improving processing performance of a multi-core processor:US9063796[P].2015-06-23. [16] 杨鹏飞,王泉.片上网络异构多核系统任务调度与映射[J].西安交通大学学报,2015,49(6):72-76. [17] MCKENNEY P E.Is parallel programming hard,and,if so,what can you do about it?[EB/OL].[2018-07-03].https://arxiv.org/pdf/1701.00854.pdf. [18] FULLER S H,MILLETT L I.The future of computing performance:game over or next level?[M].[S.l.]:National Academy Press,2011. [19] TURON A J,THAMSBORG J,AHMED A,et al.Logical relations for fine-grained concurrency[C]//Proceedings of ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages.New York,USA:ACM Press,2013:343-356. [20] SHAVIT N.Data structures in the multicore age[M].New York,USA:ACM Press,2011. [21] KODI A K,SARATHY A,LOURI A.Adaptive channel buffers in on-chip interconnection networks-a power and performance analysis[J].IEEE Transactions on Computers,2008,57(9):1169-1181. |