[1] YIN Yaming,LI Qiong,GUO Yufeng,et al.Study of the new high-performance RapidIO interconnect technology[J].Computer Engineering and Science,2004,26(12):85-87,107.(in Chinese) 尹亚明,李琼,郭御风,等.新型高性能RapidIO互连技术研究[J].计算机工程与科学,2004,26(12):85-87,107. [2] LI Bin.A sonar array processing system based on multicore DSPs[C]//Proceedings of the 11th IEEE International Conference on Signal Processing.Washington D.C.,USA:IEEE Press,2012:4. [3] KLILOU A,BELKOUCH S,ELLEAUME P,et al.Real-time parallel implementation of pulse-doppler radar signal processing chain on a massively parallel machine based on multi-core DSP and Serial RapidIO interconnect[J].EURASIP Journal on Advances in Signal Processing,2014(1);164-176. [4] SHEN Fajiang.Design of multi-DSP signal processing platform based on RapidIO[J].Automation Application,2013(4):23-25.(in Chinese) 沈发江.基于RapidIO总线的多DSP信号处理平台设计[J].自动化应用,2013(4):23-25. [5] ZHANG Jian.Serial RapidIO interconnect technology of CPS1432 switch chip[J].Microcontrollers & Embedded Systems,2014(12):31-34.(in Chinese) 张健.CPS1432交换芯片的串行RapidIO互连技术[J].单片机与嵌入式系统应用,2014(12):31-34. [6] DENG Bao.Resaerch on RapidIO switched interconnect and configuration management[J].Aeronautical Computing Technique,2014,44(2):124-127.(in Chinese) 邓豹.RapidIO交换互连与配置管理研究[J].航空计算技术,2014,44(2):124-127. [7] YANG Hailing.A 1.25/2.5/3.125 Gb/s CDR circuit with a phase interpolator for RapidIO application[C]//Proceedings of the 11th IEEE International Conference on Solid-State and Integrated Circuit Technology.Washington D.C.,USA:IEEE Press,2012:3. [8] ZHANG Yiju,LI Tian,DUAN Hanlin.A design of searching and allocating nodes based on SRIO network[J].Avionics Technology,2019(1):41-44.(in Chinese) 张亦居,李天,段瀚林.一种面向SRIO交换网络的路由自动搜索及配置方法[J].航空电子技术,2019(1):41-44. [9] LI Wei,XIAO Peng.Network path allocation strategy based on RapidIO protocol[J].Computer Engineering and Design,2017,38(11):2977-2982,3110.(in Chinese) 郦伟,肖鹏.基于RapidIO协议的网络路径分配策略[J].计算机工程与设计,2017,38(11):2977-2982,3110. [10] PAN Ling,SANG Nan.Path distribution strategy in RapidIO network[J].Journal of Computer Applications,2008,28(Sup.2):294-295,298.(in Chinese) 潘灵,桑楠.一种RapidIO网络路径分配策略[J].计算机应用,2008,28(增刊2):294-295,298. [11] LI Zongcan,CAO Jian.RapidIO routing algorithm based on constraint analysis[J].Computer Engineering and Design,2014,35(11):3771-3775.(in Chinese) 李宗灿,曹建.基于约束分析的RapidIO路由选择算法[J].计算机工程与设计,2014,35(11):3771-3775. [12] YIN Congyue,ZHANG Xingming,WEI Shuai,et al.A flow driven mechanism based on minimum isolation block in RapidIO network[J].Computer Engineering,2018,44(9):118-123,135.(in Chinese)殷从月,张兴明,魏帅,等.RapidIO网络中一种基于最小隔离块的流量驱动机制[J].计算机工程,2018,44(9):118-123,135. [13] WU Fengfeng,JIA Song,WANG Yuan,et al.Improvement of CRC receiving controller for serial RapidIO[J].The Journal of China Universities of Posts and Telecommunications,2013,20(2):92-98. [14] Integrated Device Technology,Inc.CPS-1848 user manual[EB/OL].[2019-05-07].https://www.idt.com/document/man/cps-1848-user-manual. [15] IDT.CPS1848 datasheet[EB/OL].[2019-05-07].http://www.idt.com/. [16] HOU Zhongyuan,YANG Fan,LIU Junhua,et al.A power efficient 1.0625-3.125 Gb/s serial transceiver in 130 nm digital CMOS for multi-standard applications[J].Science China Information Sciences,2014,57(6):178-187. [17] CHEN Fei.Research on high performance traffic management under network architecture evolution[D].Hangzhou:Zhejiang University,2017.(in Chinese)陈飞.网络架构演进下的高性能流量管理研究[D].杭州:浙江大学,2017. [18] KODIALAM M S,LAKSHMAN T V.Minimum interference routing with applications to MPLS traffic engineering[C]//Proceedings of INFOCOM'00.Washington D.C.,USA:IEEE Press,2000:884-893. [19] SURI S,WALDVOGEL M,BAUER D,et al.Profile-based routing and traffic engineering[J].Computer Communications,2003,26(4):351-365. |