参考文献
[1]Loh G H.3D-stacked Memory Architectures for Multi-core Processors[C]//Proceedings of the 35th International Symposium on Computer Architecture.Washington D.C.,USA:IEEE Computer Society,2008:453-464.
[2]Coskun A K,Ayala J L,Atienza D,et al.Dynamic Thermal Management in 3D Multicore Architec-tures[C]//Proceedings of Design,Automation & Test in Europe Conference & Exhibition.Washington D.C.,USA:IEEE Press,2009:1410-1415.
[3]Zhuravlev S,Blagodurov S,Fedorova A.Addressing Shared Resource Contention in Multicore Processors via Scheduling[J].ACM SIGARCH Computer Architecture News,2010,38(1):129-142.
[4]Martinez J F,Ipek E.Dynamic Multicore Resource Management:A Machine Learning Approach[J].IEEE Micro,2009,29(5):8-17.
[5]汪玲,黄炎,袁光辉.重用感知的非一致缓存迁移策略研究[J].计算机工程,2014,40(2):81-85.
[6]周本海,乔建忠,林树宽.基于多核处理器的动态共享缓存分配算法[J].东北大学学报:自然科学版,2011,32(1):131-138.
[7]Varadarajan K,Nandy S K,Sharda V,et al.Molecular Caches:A Caching Structure for Dynamic Creation of Application-specific Heterogeneous Cache Regions[C]//Proceedings of the 39th Annual IEEE/ACM International Symposium on
Microarchitecture.Washington D.C.,USA:IEEE Computer Society,2006:433-442.
[8]Qureshi M K,Patt Y N.Utility-based Cache Partitioning:A Low-overhead,High-performance,Runtime Mechanism to Partition Shared Caches[C]//Proceedings of the 39th Annual IEEE/ACM International Symposium on Micro-
architecture.Washington D.C.,USA:IEEE Computer Society,2006:423-432.
[9]Kumar R,Zyuban V,Tullsen D M.Interconnections in Multi-core Architectures:Understanding Mechanisms,Overheads and Scaling[C]//Proceedings of the 32nd International Symposium on Computer Architecture.Washington D.C.,USA:IEEE
Press,2005:408-419.
[10]Hijaz F,Shi Q,Khan O.Low-latency Mechanisms for Near-threshold Operation of Private Caches in Shared Memory Multicores[C]//Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture Workshops.Washington
D.C.,USA:IEEE Computer Society,2012:68-73.
[11]Homayoun H,Kontorinis V,Shayan A,et al.Dynamically Heterogeneous Cores Through 3D Resource Pooling[C]//Proceedings of the 18th International Symposium on High Performance Computer Architec-ture.Washington D.C.,USA:IEEE
Press,2012:1-12.
[12]Howard J,Dighe S,Hoskote Y,et al.A 48-core IA-32 Message-passing Processor with DVFS in 45nm CMOS[C]//Proceedings of 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers.Washington D.C.,USA:IEEE
Press,2010:108-109.
[13]Binkert N L,Dreslinski R G,Hsu L R,et al.The M5 Simulator:Modeling Networked Systems[J].IEEE Micro,2006,26(4):52-60.
[14]Li S,Ahn J H,Strong R D,et al.McPAT:An Integrated Power,Area,and Timing Modeling Framework for Multicore and Manycore Architectures[C]//Proceed-ings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture.New
York,USA:ACM Press,2009:469-480.
[15]Thoziyoor S,Muralimanohar N,Ahn J H,et al.CACTI 5.1[J].HP Laboratories,2008,2(11):111-117.
[16]Srinivasan J,Adve S V,Bose P,et al.The Case for Life-time Reliability-aware Microprocessors[J].ACM SIGARCH Computer Architecture News,2004,32(2):276-283.
编辑陆燕菲 |