参考文献
[1]Monteriro J C,Oliverira A L.Implicit FSM Decomposition Applied to Low Power Design[J].IEEE Transactions on Very Large Scale Integrated Systems,2002,10(5):560-565.
[2]Xia Yinshui,Ye X,Wang L,et al.A Uniform Framework of Low Power FSM Partition Approach[C]//Proceedings of International Conference on Communications,Circuits and Systems.Washington D.C.,USA:IEEE Press,2006:2642-2647.
[3]Lee Y,Kim T.State Encoding Algorithm for Peak Current Minimisation[J].IET Computers & Digital Techniques,2011,5(2):113-122.
[4]Wang Lunyao,Chu Zhufei,Xia Yinshui.Lower Power State Assignment Algorithm for FSMs Considering Peak Current Optimization[J].Journal of Computer Science and Technology,2013,28(6):1054-1062.
[5]Chattopadhyay S,Reddy P N.Finite State Machine State Assignment Targeting Low Power Consumption[J].IEEE Proceedings of Computers and Digital Techniques,2004,151(1):61-70.
[6]Xia Yinshui,Almaini A E A.Genetic Algorithm Based State Assignment for Power and Area Optimization[J].IEEE Proceedings of Computers and Digital Techniques,2002,149(4):128-133.
[7]Hong S K,Pard S H,Hwang S H,et al.State Assignment in Finite State Machines for Minimal Switching Power Consumption[J].Electronics Letters,1994,30(8):627-629.
[8]Villa T,Sangiovanni V A L.NOVA:State Assignment of Finite State Machines for Optimal Two-level Logic Implementations[J].IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems,1990,9(9):905-924.
[9]Devadas S,Ma H K,Newton A R,et al.MUSTANG:State Assignment of Finite State Machines Targeting Multilevel Logic Implementations[J].IEEE Transactions on Com-puter-aided Design of Integrated Circuits and Systems,1988,7(12):1290-1300.
[10]Chattopadhyay S.Area Conscious State Assignment with Flip Flop and Output Polarity Selection for Finite State Machine Synthesis Genetic Algorithm Approach[J].The Computer Journal,2005,48(4):443-450.
[11]Jassani A,Urquhart N,Almaini A E A.State Assignment for Sequential Circuits Using Multi-objective Genetic Algorithm[J].IET Computers & Digital Techniques,2011,5(4):296-305.
[12]杨萌,Almaini A E A.面向多优化目标的有限状态机状态分配[J].计算机辅助设计与图形学学报,2013,25(2):258-263.
[13]Amaru L,Gaillardon P E,de Micheli G.MIXSyn:An Efficient Logic Synthesis Methodology for Mixed XOR-AND/OR Dominated Circuits[C]//Proceedings of the 18th Asia and South Pacific Design Automation Conference.Washington D.C.,USA:IEEE
Press,2013:133-138.
[14]Xia Yinshui,Sun Fei,Mao Keyi.A Detection Method for Logic Functions Suitable for Dual-logic Synthesis[J].Process in Nature Science,2009,19(10):1311-1315.
[15]王伦耀,夏银水,陈偕雄.逻辑函数的双逻辑综合与优化[J].计算机辅助设计与图形学学报,2012,24(7):961-967.
编辑顾逸斐 |