Preprocessor for Spatial Fine Granularity Scalable Coding     Based on FPGA

doi:10.3969/j.issn.1000-3428.2006.24.086

Computer Engineering ›› 2006, Vol. 32 ›› Issue (24): 237-239.

• Engineer Application Technology and Realization • Previous Articles Next Articles

Preprocessor for Spatial Fine Granularity Scalable Coding Based on FPGA

QIAO Baojun1,2, SHI Feng1

(1. Department of Computer Science and Engineering, Beijing Institute of Technology, Beijing 100081; 2. College of Computer and Information Engineering, Henan University, Kaifeng 475001）

Received:1900-01-01 Revised:1900-01-01 Online:2006-12-20 Published:2006-12-20

基于FPGA的空域精细可扩展编码预处理器

乔保军1, 2，石峰1

(1. 北京理工大学计算机科学工程系，北京 100081；2. 河南大学计算机与信息工程学院，开封 475001）

Abstract

Abstract: FPGA is more and more used in many kinds digital signal processing systems. A preprocessor for S-FGS based on FPGA is presented which can produce five description coding streams of video images. The preprocessor does not use very large RAM to store frame data, and can fully apply the parallel and pipeline of data operation. Experimental results show the design can meet the function and real-time requirement of S-FGS.

Key words: FPGA, Fine granularity scalable coding, Preprocessor

摘要： FPGA越来越多地应用于各种数字信号处理系统中。针对空域精细可扩展编码算法，提出一种基于FPGA的预处理器设计方案，该编码预处理器占用较少的外部存储空间缓存帧数据，充分利用数据操作之间的并行性和流水性，生成视频数据的多描述码流。FPGA实现结果表明，该预处理器能满足应用空域精细可扩展编码算法的视频压缩传输系统的功能要求和实时性要求。

关键词: FPGA, 精细可扩展编码, 预处理器

QIAO Baojun; SHI Feng. Preprocessor for Spatial Fine Granularity Scalable Coding Based on FPGA[J]. Computer Engineering, 2006, 32(24): 237-239.

乔保军; ;石峰. 基于FPGA的空域精细可扩展编码预处理器[J]. 计算机工程, 2006, 32(24): 237-239.

Save 0 / Recommend / Download Citations

URL:

https://www.ecice06.com/EN/Y2006/V32/I24/237

[1]	ZHANG Shuhua, WANG Jiye, ZHAO Chuanqi, CHEN Hongming, GUO Yongwen. Hardware Acceleration Design for Edge Intelligence of Transmission Lines [J]. Computer Engineering, 2025, 51(2): 213-222.
[2]	GUAN Mingxiao, LIU Jiakun, ZHANG Hongrui, HE Anping. Study of FPGA-based Error-controllable Floating-point Operation Accelerators [J]. Computer Engineering, 2024, 50(5): 291-297.
[3]	Sijie YANG, Junqi CHEN, Yong WANG, Shulin LI. FPGA-based Software and Hardware Cooperative Acceleration Scheme of Erasure Code Encoding [J]. Computer Engineering, 2024, 50(2): 224-231.
[4]	Qirun HONG, Qin WANG. Design of Sparse CNN Accelerator Based on Inter-Frame Data Reuse [J]. Computer Engineering, 2023, 49(12): 55-62.
[5]	Junchao YE, Cong XU, Yao HUANG, Zhilei CHAI. FPGA-based Customized Computing Method for Izhikevich Neuron [J]. Computer Engineering, 2023, 49(12): 35-45.
[6]	Yi CHEN, Bosheng LIU, Yongqi XU, Jigang WU. FPGA Accelerator Design for Hybrid Precision Frequency Domain Convolutional Neural Network [J]. Computer Engineering, 2023, 49(12): 1-9.
[7]	HUANG Zhengwei, LIU Hongwei, XU Yuan. Design of Ultra-Low-Power RISC-V Dedicated Processor for IToF Sensor [J]. Computer Engineering, 2022, 48(9): 146-154.
[8]	FENG Yifei, DING Nan, YE Junchao, CHAI Zhilei. Design and Implementation of Domain-Specific Low-Latency and High-Bandwidth TCP/IP Offload Engine [J]. Computer Engineering, 2022, 48(9): 162-170.
[9]	XI Zhiwen, CAI Jingjing, YANG Wenmin, CHAI Zhilei. Concurrent Request Scheduling Mechanism for FPGA Cloud Platform Based on Microservice Architecture [J]. Computer Engineering, 2022, 48(7): 206-213.
[10]	GONG Jie, ZHAO Shuo, HE Hu, DENG Ning. Design of Quantized CNN Acceleration System Based on FPGA [J]. Computer Engineering, 2022, 48(3): 170-174,196.
[11]	HUANG Rui, JIN Guanghao, LI Lei, JIANG Wenchao, SONG Qingzeng. Design and Implementation of Accelerator for Lightweight Neural Network [J]. Computer Engineering, 2021, 47(9): 185-190,196.
[12]	ZHAO Chenyuan, LI Wenxin, ZHANG Qingxi. An Improved Real-Time Semi-Global Stereo Matching Algorithm and Its Hardware Implementation [J]. Computer Engineering, 2021, 47(9): 162-170.
[13]	DI Xinkai, YANG Haigang. FPGA-based Accelerator for Sparse Convolutional Neutral Network [J]. Computer Engineering, 2021, 47(7): 189-195,204.
[14]	LIU Pengfei, DU Xinjun. Modulation Hopping Communication Based on Three-Dimensional Chaotic System with Weighted Feedback [J]. Computer Engineering, 2021, 47(3): 183-189,195.
[15]	YUAN Jiawei, SONG Qingzeng, WANG Xuechun, JIANG Wenchao, JIN Guanghao. Performance and Power Consumption Measurement and Analysis of Edge Computing Devices [J]. Computer Engineering, 2021, 47(2): 233-238,245.

Please choose a citation manager

Content to export

Preprocessor for Spatial Fine Granularity Scalable Coding Based on FPGA

基于FPGA的空域精细可扩展编码预处理器

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles 0

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Preprocessor for Spatial Fine Granularity Scalable Coding Based on FPGA

基于FPGA的空域精细可扩展编码预处理器

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles 0

Metrics

Comments