Search
E-mail
RSS

Author Login Chief Editor Login Reviewer Login Editor Login Remote Office
Author Login Chief Editor Login Reviewer Login Editor Login Remote Office
Design and Realization of Boundary-scan Test Circuit for FPGA’s Chip
YU Wei; LAI Jinmei; SUN Chengshou; TONG Jiarong
Computer Engineering . 2007, (13): 251 -254 .  DOI: 10.3969/j.issn.1000-3428.2007.13.086

copyright@Editorial Department of Computer Engineering
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.