×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Search
E-mail
RSS
Author Login
Chief Editor Login
Reviewer Login
Editor Login
Remote Office
Toggle navigation
Computer Engineering
Home
Journal
Editorial Office
About Journal
Indexed-in & awards
Subscription
Journal Online
Just Accepted
Current Issue
Archive
Most Access
Most Download
Most Cited
Email Alert
RSS
Author Guide
Guidelines
Frequently Asked Questions
Editorial Board
Editor-in-Chief
Editorial Board
Policies&Ethics
Open Access Statement
Publishing Ethics
Academic Misconduct Process
Peer Review
Download
Contact Us
中文
Author Login
Chief Editor Login
Reviewer Login
Editor Login
Remote Office
×
Quick Search
f
Pipeline Design for Reading and Writing of Register File of DSPs
Based on VelociTI Architecture
HU Zheng-wei; ZHONG Shun-an; CHEN He
Computer Engineering . 2007, (
21
): 237 -239 . DOI: 10.3969/j.issn.1000-3428.2007.21.084
