Search
E-mail
RSS

Author Login Chief Editor Login Reviewer Login Editor Login Remote Office
Author Login Chief Editor Login Reviewer Login Editor Login Remote Office
Research on Synthesis Algorithm of Delay Statements in VHDL
CHENG Lixin, SHI Feng
Computer Engineering . 2006, (4): 15 -17，38 .  DOI: 10.3969/j.issn.1000-3428.2006.04.006

copyright@Editorial Department of Computer Engineering
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.