×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Search
E-mail
RSS
Author Login
Chief Editor Login
Reviewer Login
Editor Login
Remote Office
Toggle navigation
Computer Engineering
Home
Journal
Editorial Office
About Journal
Indexed-in & awards
Subscription
Journal Online
Just Accepted
Current Issue
Archive
Most Access
Most Download
Most Cited
Email Alert
RSS
Author Guide
Guidelines
Frequently Asked Questions
Editorial Board
Editor-in-Chief
Editorial Board
Policies&Ethics
Open Access Statement
Publishing Ethics
Academic Misconduct Process
Peer Review
Download
Contact Us
中文
Author Login
Chief Editor Login
Reviewer Login
Editor Login
Remote Office
×
Quick Search
f
Agile Verification of Directory-based Cache Coherency for Multi-core Processors in Chiplets Era
LUO Li, FENG Quanyou, ZHOU Li , TIE Junbo, GONG Rui, PAN Guoteng
Computer Engineering . 0, (
): 0 -0 . DOI: 10.19678/j.issn.1000-3428.0070593
