[1] Marculescu R, Ogras U Y, Peh L S, et al. Outstanding Research Problems in NoC Design-system, Microarchitecture, and Circuit Perspectives[J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2009, 28(1): 3-21. [2] Liang Guang, Liljeberg P, Nigussie E, et al. A Review of Dynamic Power Management Methods in NoC Under Emerging Design Considerations[C]//Proc. of NORCHP’09. Trondheim, Norway: [s. n.], 2009: 1-6. [3] Jang Wooyoung, Ding Duo, Pan D Z. A Voltage-frequency Island Aware Energy Optimization Framework for Networks on Chip[C]//Proc. of IEEE/ACM International Conference on Computer-aided Design. Piscataway, USA: [s. n.], 2008: 264-269. [4] Shin D, Kim W, Kwon S, et al. Communication-aware VFI Partitioning for GALS-based Networks-on-chip Design[J]. Automation for Embedded Systems, 2011, 15(2): 89-109. [5] Kapadia N, Pasricha S. VISION-A: Framework for Voltage Island Aware Synthesis of Interconnection Networks on Chip[C]//Proc. of the 21st Edition of the Great Lakes Symposium on Great Lakes Symposium on VLSI. New York, USA: [s. n.], 2011: 31-36. [6] Shin D, Kim J. Power-aware Communication Optimization for Networks-on-chips with Voltage Scalable Links[C]//Proc. of the 2nd IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and System Synthesis. New York, USA: [s. n.], 2004: 170-175. [7] Hu Jingcao, Marculescu R. Energy and Performance Aware Mapping for Regular Nocarchitecutres[J]. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562. [8] Sakurai T, Newton A R. Alpha-power Law MOSFET Model and Its Applications to CMOS Inverter Delay and Other Formulas[J]. IEEE Journal of Solid-state Circuits, 1990, 25(2): 584-594. [9] Ogras U Y, Marculescu R, Choudhary P, et al. Voltage-frequency Island Partitioning for GALS-based Networks-on-chip[C]//Proc. of the 44th Annual Design Automation Conference. New York, USA: [s. n.], 2007: 110-115. [10] Ghosh P, Sen A. Energy Efficient Mapping and Voltage Islanding for Regular NoC Under Design Constraints[J]. International Journal of High Performance Systems Architecture, 2010, 2(3/4): 132-144. [11] Kahng A, Li Bin, Samadi L S. ORION2.0: A Fast and Accurate NoC Power and Area Model for Early-stage Design Space Exploration[C]//Proc. of DATE’09. Brussels, Belgium: [s. n.], 2009: 423-428.
|