Mechanism Research of Serial Port Communication in Basis and Relevant Realization

Abstract

Abstract: In general,the serial communication in the application interface is usually regarded the port devices as files,and realized the communication by CreateFile mode.This paper analyzes the serial control chip of INS 8250 and interrupt control chip of Intel 8259,configuring the registers,writing or reading in the relevant address,it realizes the function of installation,initialization,communication and uninstall of serial port,

摘要： 一般基于应用层面的串行通信将端口设备广义地视为文件,采用CreateFile方式实现通信。该文分析了INS8250串行控制芯片和Intel8259中断控制芯片相应寄存器的配置与地址读写,以及实现对串行端口的安装、初始化、通信、卸载等功能,对串行端口底层通信的机理进行了研究。

关键词: 串口, 串行通信

CLC Number:

TP332

ZHONG Wen,WANG Yi. Mechanism Research of Serial Port Communication in Basis and Relevant Realization[J]. , 2005, 31(19): 235-237.

钟文,王益. 串行端口底层通信机理研究及相应实现[J]. , 2005, 31(19): 235-237.

/ Recommend / Download Citations

URL: https://www.ecice06.com/EN/Y2005/V31/I19/235

[1]	LI Yuqian, JIAO Jiye, LIU Youyao, HAO Zhenhe. Research and Design of Embedded RISC-V Out-of-Order Execution Processor [J]. Computer Engineering, 2021, 47(2): 261-267,284.
[2]	DING Xiangwu,ZHANG Donghui. Safety Reinforcement Scheme for Hadoop Platform [J]. Computer Engineering, 2018, 44(12): 94-101.
[3]	ZHU Xiding,ZHANG Tao,YU Ziqi,HU Zhichuan. A Design of Vectored Interrupt Controller Supporting Multiple FIQ [J]. Computer Engineering, 2017, 43(12): 60-64.
[4]	WANG Yunfei,LI Yuan,WANG Biao. Prediction of Coherence Request Broadcast Range Based on Access Locality [J]. Computer Engineering, 2017, 43(10): 17-22,30.
[5]	WANG Yunfei,WANG Biao,LI Yuan,SUN Zhanxian. A Hybrid Coherence Protocol Applied to Multi-channel Direct Connection CMP [J]. Computer Engineering, 2017, 43(7): 38-43.
[6]	WANG Yue,LIU Yaqiu,GUO Jifeng,JING Weipeng. QoS Scheduling Algorithm in Cloud Computing Based on Discrete Particle Swarm Optimization [J]. Computer Engineering, 2017, 43(6): 111-117.
[7]	QIU Xiaojie,AN Hong,CHEN Junshi,CHI Mengxian,JIN Xu. Energy Efficiency Optimization Scheme for Multi-core Processor Under Power Consumption Constraint [J]. Computer Engineering, 2017, 43(4): 39-45.
[8]	JIANG Shengjian,HU Xiangdong,YANG Jianxin. Instruction Fetch Policy for SMT Processors with Different Allocations of Floating-point and Integer Resources [J]. Computer Engineering, 2017, 43(4): 46-51.
[9]	MA Xiaoxia,LI Wenxin,JIN Tian,ZHAO Yanrong,XIA Jiagao. Design and Implementation of Multicore Floating-point Nonlinear Operation Coprocessor [J]. Computer Engineering, 2017, 43(2): 131-136.
[10]	HONG Qi, HE Min, FAN Ji-cong, YUAN Can. Design and Implementation of Reconfigurable Floating-point Fused/Continuous Multiply-adder [J]. Computer Engineering, 2014, 40(7): 272-276.
[11]	YAN Min, DAI Rong-xin, CAI Yi-jun, XU Huan, ZHENG Qian, CHENG Cheng. Design of Embedded Interrupt Controller Based on Advanced High-performance Bus [J]. Computer Engineering, 2014, 40(6): 1-4.
[12]	SUN Da-qun, YAN Yi, WU Hui-feng. Data Dependence Relation Analysis and Concurrent Extraction of Ladder Diagram [J]. Computer Engineering, 2014, 40(2): 67-70,76.
[13]	HAN Zheng-Fei, LI Jin-Song, BO Gong-Bing, LI Li, SHA Jin, HE Shu-Zhuan. Design of Floating-point Vector Coprocessor Based on FPGA [J]. Computer Engineering, 2012, 38(5): 251-254.
[14]	MENG Jiao, FAN Xiao-Guang, WU Meng, JIA Hai-Bao. Design and Implementation of Chip-level BIST Controller [J]. Computer Engineering, 2011, 37(21): 238-240,251.
[15]	DONG Shu-Chang-Lei. Design of Reduced Instruction Set Computer Processor Based on Field Programmable Gate Array [J]. Computer Engineering, 2011, 37(11): 242-244.

Please choose a citation manager

Content to export