Search
E-mail
RSS

Author Login Chief Editor Login Reviewer Login Editor Login Remote Office
Author Login Chief Editor Login Reviewer Login Editor Login Remote Office
Realization of BP Algorithm in FPGA Based on Systolic Array Architecture
HAO Zhiquan; WANG Zhensong;
Computer Engineering . 2006, (21): 18 -21 .  DOI: 10.3969/j.issn.1000-3428.2006.21.007

copyright@Editorial Department of Computer Engineering
Address：No. 63, Chengliu Road, Shanghai, 201808
Tel: 021-67092217　
E-mail：ecice06@ecict.com.cn
Powered by Beijing Magtech Co. Ltd,.