×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
×
Search
E-mail
RSS
Author Login
Chief Editor Login
Reviewer Login
Editor Login
Remote Office
Toggle navigation
Computer Engineering
Home
Journal
Editorial Office
About Journal
Indexed-in & Awards
Subscription
Journal Online
Mobile Reading App for iPad
Just Accepted
Current Issue
Archive
Most Access
Most Download
Most Cited
Email Alert
RSS
Author Guide
Guidelines
Frequently Asked Questions
Editorial Board
Editor-in-Chief
Editorial Board
Policies&Ethics
Open Access Statement
Publishing Ethics
Academic Misconduct Process
Peer Review
Download
Contact Us
中文
Author Login
Chief Editor Login
Reviewer Login
Editor Login
Remote Office
×
Quick Search
f
Productivity Parallel Speedup Model
WANG Zhi-Yuan
Computer Engineering . 2011, (
5
): 10 -12 . DOI: 10.3969/j.issn.1000-3428.2011.05.004
