| [1] |
HONG Tu, JING Naifeng.
Design of Memory Access Structure for Coarse-Grained Reconfigurable Array with Decoupled Access Execute
[J]. Computer Engineering, 2021, 47(2): 239-245.
|
| [2] |
FANG Guoqing,LI Wenming,YU Yang,ZHANG Yang,YE Xiaochun,AN Hong.
Research on Acceleration Technology in High Throughput Many-core Parallel Simulation
[J]. Computer Engineering, 2017, 43(4): 73-78,89.
|
| [3] |
WANG Jijun,CHENG Hua.
Power Estimation Model of General Purpose Graphics Processing Unit
[J]. Computer Engineering, 2017, 43(2): 92-97,104.
|
| [4] |
WU Jianyu,PENG Manman.
Private LLC Optimization of Chip Multi-processors Oriented toMulti-threaded Application
[J]. Computer Engineering, 2015, 41(1): 316-321.
|
| [5] |
ZHOU Gui,LIU Feng.
Performance Analysis of SIP Proxy Server in Train Dispatching Based on Queuing Theory
[J]. Computer Engineering, 2014, 40(8): 233-236,241.
|
| [6] |
WANG Ling, HUANG Yan, YUAN Guang-hui.
Research on Reuse-aware Non-uniform Cache Migration Strategy
[J]. Computer Engineering, 2014, 40(2): 81-85.
|
| [7] |
YAO Nian-min, DIAO Ying, HAN Yong.
Second-level Cache Dynamic Allocation Strategy Based on Marginal Gain
[J]. Computer Engineering, 2013, 39(12): 27-30.
|
| [8] |
JIA Xiao, GUO Jian, DENG Min, BAI Bin.
Research and Realization of Multiple Patterns Matching Algorithm Based on FPGA
[J]. Computer Engineering, 2012, 38(18): 231-233.
|
| [9] |
ZHANG Bo-Wei, TUN Yan-Xia, GU Guo-Chang, SUN Lin.
Parallel Architecture for Fast Solving Binary Linear System of Equations
[J]. Computer Engineering, 2012, 38(11): 281-283,286.
|
| [10] |
YANG Zhi-Jia, WANG Hong, SONG Yan.
Design on High-speed Hardware Scheduler of Foundation Fieldbus
[J]. Computer Engineering, 2012, 38(5): 230-232,246.
|
| [11] |
KANG Wen-Jun, YAN Ping, HU Xin-Yuan.
Automatic BootLoader Updating Method Under Kernel
[J]. Computer Engineering, 2012, 38(04): 215-217.
|
| [12] |
LI Shi-Meng, CHEN Bin, CENG Xiao-Xiang.
FFT/IFFT Processor for MIMO-OFDM
[J]. Computer Engineering, 2012, 38(2): 248-249.
|
| [13] |
DAN Chang-Zhen, YANG Xue, WANG Zhen-Song.
Design and Realization of High Performance Parallel FFT Processor
[J]. Computer Engineering, 2012, 38(2): 242-244.
|
| [14] |
LIU Yao.
Universal FPGA Packing Algorithm of Timing Optimization
[J]. Computer Engineering, 2012, 38(2): 245-247.
|
| [15] |
YANG Dong-Qi, HUANG Hang, ZHANG Xiao-Yan, XU Zhong-Chen.
Design of N-way Ordered Priority and Ordered Ring Arbiter
[J]. Computer Engineering, 2011, 37(24): 236-238.
|