Technology and Development of SOC

›› 2002, Vol. 28 ›› Issue (09): 12-13.

• Papers • Previous Articles Next Articles

Technology and Development of SOC

ZHOU Duan, WANG Guoping, GU Xin

(Computer College, Xidian University, Xi'an 710071)

Published:2002-09-25

片上系统的技术与发展

周端,王国平,顾新

西安电子科技大学计算机学院,西安电子科技大学计算机学院,西安电子科技大学计算机学院西安 710071

Abstract

Abstract: This paper introduces the status of IC and SOC, design method and design technology of SOC. It also discusses the problems to be resolved in SOC and the direction of development . (;;

摘要： 介绍了集成电路和片上系统目前的状况、片上系统的设计方法、设计技术以及该技术中需要解决的问题和今后的发展方向。

关键词: 片上系统, 集成电路, 设计

CLC Number:

TN402

ZHOU Duan, WANG Guoping, GU Xin. Technology and Development of SOC[J]. , 2002, 28(09): 12-13.

周端,王国平,顾新. 片上系统的技术与发展[J]. , 2002, 28(09): 12-13.

[1]	ZHANG Qiang-Li, HOU Feng, XIAO Li-Yi, FU Fang-Fa. QoS Schedule Algorithm for Bandwidth in NoC [J]. Computer Engineering, 2010, 36(21): 126-128.
[2]	CHEN Yun; WANG Zun-tong; LING Yi. Hardware and Software Co-design Based on Multi-Agent System [J]. Computer Engineering, 2010, 36(4): 256-258.
[3]	TANG Shan; XU Qiang; DING Wei. Real Time Tracing Data Transmission in NoC-based SoC [J]. Computer Engineering, 2008, 34(15): 16-18.
[4]	YIN Li-qun; FENG Qing; YUAN Guo-shun. Low Power Bus Coding Approach [J]. Computer Engineering, 2008, 34(15): 238-240.
[5]	LI Yun-feng; ZHAO Jin-wei; ZHOU Hui; YU Jun. Improved Arithmetic for Radix-2 Redundant Signed Digit Number Addition [J]. Computer Engineering, 2007, 33(24): 242-243.
[6]	ZHU Zhang-ming; ZHOU Duan; YANG Yin-tang. Research and Development on Network-on-chip Architectures [J]. Computer Engineering, 2007, 33(24): 239-241.
[7]	JIANG Yaqun，ZHANG Chunyuan. The Architecture of ARM and Several Other Types of Commonly Used Embedded Microprocessors [J]. , 2002, 28(11): 12-14.
[8]	LU Xuesong, LIN Zhenghui. VHDL RTL Testability Check and Modification [J]. , 2002, 28(05): 216-.
[9]	WANG Xiaogang, WU Fuwei, LI Tie, YAO Linsheng, GAN Junren. A VLSI Partitioning Method Based on Genetic Algorithms [J]. , 2002, 28(02): 13-.
[10]	LEI Haiyan， LIN Zhenghui. An Algorithm for Register Allocation [J]. , 2001, 27(08): 89-91.
[11]	LUO Xiaochun, LIN Zhenghui. Logic Speed-up Optimization in IC Design [J]. , 2001, 27(06): 29-31.
[12]	. [J]. , 2001, 27(02): 101-.
[13]	MA Chao，LEE Ying，YANG Ming. Design Digital Logic Circuit by Verilog - HDL [J]. , 2000, 26(12): 110-112.
[14]	CAO Wei， ZHOU Yixin， LIN Zhenghui. Solution to Ambiguities Elimination of VHDL by YAY [J]. , 2000, 26(12): 28-30.
[15]	. Genetic Algorithm for Gate Matrix Layout [J]. , 1995, 21(S1): 217-223.

Please choose a citation manager

Content to export

Technology and Development of SOC

片上系统的技术与发展

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Technology and Development of SOC

片上系统的技术与发展

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments