Application of VHDL Language in Describing and Simulating 8051

›› 2003, Vol. 29 ›› Issue (03): 65-.

• Papers • Previous Articles Next Articles

Application of VHDL Language in Describing and Simulating 8051

LENG Ming ，TANG Yi，WU Yue, YANG Hongbin

(School of Computer Engineering and Science, Shanghai University, Shanghai 20007 2)

Published:2003-02-15

VHDL语言对8051芯片描述和仿真的应用

冷明,唐毅,吴悦,杨洪斌

上海大学计算机学院,上海大学计算机学院,上海大学计算机学院,上海大学计算机学院上海 200072, 上海 200072, 上海 200072, 上海 200072

Abstract

Abstract: This paper proposes the application of VHDL language in describing and simulating 8051 and exemplifiesit in Active-HDL. It has incomparable advan t ages compares with traditional logic design methods

摘要： 提出了以VHDL语言为手段，介绍针对8051芯片描述和仿真的应用，并在Active-H DL环境中实现。该方法具有传统逻辑设计方法所无法比拟的优越性。

关键词: 超高速集成电路破件描述语言, 仿真

CLC Number:

TN79

LENG Ming ，TANG Yi，WU Yue, YANG Hongbin. Application of VHDL Language in Describing and Simulating 8051[J]. , 2003, 29(03): 65-.

冷明,唐毅,吴悦,杨洪斌. VHDL语言对8051芯片描述和仿真的应用[J]. , 2003, 29(03): 65-.

[1]	YANG Jia-jia,JIANG La-lin,JIANG Lei,DAI Qiong,TAN Jian-long. Regular Expression Compression Algorithm Based on Cluster Clustering and Runlength Encoding [J]. Computer Engineering, 2014, 40(8): 282-287,292.
[2]	GUO Peng, ZHANG Hai-yan, ZHAO Bao-zhu, LIU Zhen-yong. Low Power Consumption Mail Identification System Design Based on RFID [J]. Computer Engineering, 2013, 39(9): 289-292.
[3]	LIU Yong, CHANG Yong-Shuang, WANG Yi-Peng. Fault Diagnosis Method Based on Immune Model and Its Application [J]. Computer Engineering, 2011, 37(16): 5-7.
[4]	WANG Chao; TIAN Li-yu; GAO Mei-guo. High-speed Digital Pulse Compression Based on FPGA [J]. Computer Engineering, 2008, 34(4): 252-253.
[5]	DONG Xiaojian, LIU Zhijun, YU Jianhua. Design of 3-DES Algorithm IP-Core Using FPGA [J]. , 2005, 31(06): 216-217.
[6]	LI Guo. Study and Implementation of Improving ADC Resolution Based on Over Sampling Technology [J]. , 2005, 31(S1): 252-.
[7]	LIU Wei1,2, LEI Yingjie1, NI Ming3, CHAI Xiaoli3. Application of Software FIFO in Communication of Multi-DSP [J]. , 2005, 31(16): 238-240.
[8]	XIA Xinen1, HONG Yuanquan2. Design of Logical Analysis Apparatus Based on One-chip Microcomputer and EDA's Technology [J]. , 2005, 31(16): 217-.
[9]	GUO Tiantian, ZHANG Zhiyong, LU Huanzhang. FPGA Implementation of Fast Floating-point Adder [J]. , 2005, 31(16): 212-214.
[10]	XIAO Jinqiu, LIU Chuanyang, FENG Yi, ZHONG Jialin. Design of FPGA Initialization Configure System at High Speed with LPC Bus [J]. , 2005, 31(13): 185-187.
[11]	LI Zuowei, YANG Yixian, HU Zhcngming. Research on GSM03.48 Synchronization Counter Mechanism and Its Improved Schemes [J]. , 2004, 30(15): 41-43.
[12]	SONG Lingling, YU Daoyin, XIE Hongbo, CHEN Xiaodong,LIU Linbo. FPGA Design of Video Control of Real-time Distortion Correction System of MEE [J]. , 2004, 30(14): 191-.
[13]	HAN Jungang. Racing of ASIC Versus FPGA [J]. , 2004, 30(08): 15-.
[14]	HAN Xiaoru,XIAO Tiejun. In System Programming of CPLDs in Embedded System [J]. , 2003, 29(14): 176-.
[15]	XU Hongdong1,WANG Xiaoqun2,LIN Dayong3,ZHAO Yuelei4,WANG Zhong5. Study on the Logical Initialization of Sequential Circuits [J]. , 2003, 29(08): 171-173.

Please choose a citation manager

Content to export

Application of VHDL Language in Describing and Simulating 8051

VHDL语言对8051芯片描述和仿真的应用

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Application of VHDL Language in Describing and Simulating 8051

VHDL语言对8051芯片描述和仿真的应用

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments