Low Power Design in SOC Design of Embedded MCU

›› 2004, Vol. 30 ›› Issue (S1): 464-.

• Papers • Previous Articles Next Articles

Low Power Design in SOC Design of Embedded MCU

XIA Shurong,CHENG Jin,TANG Liang

(Dept.of Computer Science and Engineering,Shanghai Jiaotong University,Shanghai 200030; Dept.of Microelectronics,Shanghai Jiaotong University,Shanghai 200030)

Published:2004-12-29

嵌入式MCU的SOC设计中的低功耗设计

夏树荣,陈进,唐亮

上海交通大学计算机系科学与工程系,上海交通大学微电子学院,上海交通大学计算机系科学与工程系上海 200030

Abstract

Abstract: The paper introduces low power design of the MXL of Motorola Dragon-ball family for embedded MCU SOC, the techniques including process improvement, the hardware design and software optimization have been illustrated.

摘要： 以Motorola龙珠系列中MXL芯片为例介绍了嵌入式MCU SOC设计中的低功耗设计技术。从加工工艺、硬件设计和软件设计方面来阐述其中的低功耗设计技术。

关键词: 低功耗, SOC, 小睡模式, 睡眠模式

CLC Number:

TN402

XIA Shurong,CHENG Jin,TANG Liang. Low Power Design in SOC Design of Embedded MCU[J]. , 2004, 30(S1): 464-.

夏树荣,陈进,唐亮. 嵌入式MCU的SOC设计中的低功耗设计[J]. , 2004, 30(S1): 464-.

[1]	ZHANG Qiang-Li, HOU Feng, XIAO Li-Yi, FU Fang-Fa. QoS Schedule Algorithm for Bandwidth in NoC [J]. Computer Engineering, 2010, 36(21): 126-128.
[2]	CHEN Yun; WANG Zun-tong; LING Yi. Hardware and Software Co-design Based on Multi-Agent System [J]. Computer Engineering, 2010, 36(4): 256-258.
[3]	TANG Shan; XU Qiang; DING Wei. Real Time Tracing Data Transmission in NoC-based SoC [J]. Computer Engineering, 2008, 34(15): 16-18.
[4]	YIN Li-qun; FENG Qing; YUAN Guo-shun. Low Power Bus Coding Approach [J]. Computer Engineering, 2008, 34(15): 238-240.
[5]	LI Yun-feng; ZHAO Jin-wei; ZHOU Hui; YU Jun. Improved Arithmetic for Radix-2 Redundant Signed Digit Number Addition [J]. Computer Engineering, 2007, 33(24): 242-243.
[6]	ZHU Zhang-ming; ZHOU Duan; YANG Yin-tang. Research and Development on Network-on-chip Architectures [J]. Computer Engineering, 2007, 33(24): 239-241.
[7]	ZHOU Duan, WANG Guoping, GU Xin. Technology and Development of SOC [J]. , 2002, 28(09): 12-13.
[8]	LU Xuesong, LIN Zhenghui. VHDL RTL Testability Check and Modification [J]. , 2002, 28(05): 216-.
[9]	WANG Xiaogang, WU Fuwei, LI Tie, YAO Linsheng, GAN Junren. A VLSI Partitioning Method Based on Genetic Algorithms [J]. , 2002, 28(02): 13-.
[10]	LEI Haiyan， LIN Zhenghui. An Algorithm for Register Allocation [J]. , 2001, 27(08): 89-91.
[11]	LUO Xiaochun, LIN Zhenghui. Logic Speed-up Optimization in IC Design [J]. , 2001, 27(06): 29-31.
[12]	. [J]. , 2001, 27(02): 101-.
[13]	MA Chao，LEE Ying，YANG Ming. Design Digital Logic Circuit by Verilog - HDL [J]. , 2000, 26(12): 110-112.
[14]	CAO Wei， ZHOU Yixin， LIN Zhenghui. Solution to Ambiguities Elimination of VHDL by YAY [J]. , 2000, 26(12): 28-30.
[15]	. Genetic Algorithm for Gate Matrix Layout [J]. , 1995, 21(S1): 217-223.

Please choose a citation manager

Content to export

Low Power Design in SOC Design of Embedded MCU

嵌入式MCU的SOC设计中的低功耗设计

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments

模态框（Modal）标题

Please choose a citation manager

Content to export

Low Power Design in SOC Design of Embedded MCU

嵌入式MCU的SOC设计中的低功耗设计

PDF

Knowledge

Cited

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics

Comments